I. INTRODUCTION
T O FURTHER increase the processing speed and efficiency, future generations of microprocessor systems require lower operating voltages (below 1 V) at higher load currents (above 130 A) with high slew rates (up to 150 A s) [1] . High load currents with high slew rates and tighter output-voltage regulation windows require voltage regulation modules (VRMs) with fast transient responses. To achieve a fast transient response, the power conversion must be performed at higher switching frequencies (above 1 MHz). Higher switching frequencies enable controls with higher bandwidth feedback, which in turn require less output capacitance. As a result, only surface mount ceramic capacitors can be used at the output, which are less expensive and potentially more reliable than the commonly used electrolytic and tantalum capacitors. Further, at increased power levels, the 48-V distribution bus voltage is more feasible than the 12-V distribution bus voltage in order to keep the distribution losses low, especially for the high-end server and workstation applications [2] . To meet all these requirements, new high-performance VRM topologies and control technologies are needed.
Recently, a new high-frequency (HF) resonant-converter technology with phase-shifted regulation was introduced in [3] and [4] . This HF resonant technology has proven to be a cost-effective solution for VRMs for the next generation of microprocessor systems.
To facilitate the understanding of the new resonant technology, in this paper a detailed analysis of operation and a basic design procedure for the new HF resonant converter [3] , [4] .
with phase-shifted regulation are presented. The new HF resonant-converter technology with phase-shifted regulation is employed in the development of a 1.8-MHz, 48-V, 130-W (0.95-1.7 V, 100 A) resonant VRM. The paper is organized as follows. In Section II, a detailed analysis of operation is performed. In Section III, a basic design procedure is given. The implementation of the 1.8-MHz, 48-V, 130-W resonant VRM is presented in Section IV. Experimental results are provided in Section V.
II. ANALYSIS

A. Principle of Operation
The simplified circuit diagram of the new resonant converter with phase-shifted regulation is shown in Fig. 1 . This is an isolated converter with a half-bridge inverter on the primary side and a current-doubler rectifier on the secondary side. The primary-side half-bridge inverter operates in open loop with 50% duty cycle and generates a rectangular (trapezoidal) ac voltage. The secondary-side current-doubler rectifier uses synchronous rectifiers and . Diodes and represent the body diodes of the synchronous rectifiers. For the resonant operation, an external inductor is added in series with the transformer primary winding, and capacitors and are added in parallel to the synchronous rectifiers.
To simplify the analysis, it is assumed that output-filter inductances and and output-filter capacitance are sufficiently large, so that they can be represented with current sources 2 and a voltage source , respectively, as shown in the equivalent circuit in Fig. 2 . Also, it is assumed that synchronous rectifiers and are ideal, except for their output capacitances, which are included into the parallel resonant capacitances and . Finally, it is assumed that the magnetizing inductance of transformer is sufficiently large, so that it can be neglected, while the leakage inductance of the transformer is lumped with external inductance . The total primary-side inductance is denoted as resonant inductance , as shown in Fig. 2 . For simplicity, in Fig. 2 , the primary-side halfbridge inverter in Fig 1. is replaced by a rectangular ac voltage source . To further simplify the analysis, transformer in Fig. 2 is eliminated by transferring the whole primary-side circuit to the secondary side, as shown in Fig. 3 . In Fig. 3 , the transferred from the primary side to the secondary side is denoted as , while the transferred ac voltage source is denoted as .
Under steady-state operation, six topological stages can be identified within a switching cycle , as shown in Fig. 4 . These six topological stages can be arranged in two modes of operation. In the first mode of operation, the sequence of topological stages is a a , while in the second mode of operation the sequence of topological stages is a f . Key waveforms in the two modes of operation are presented in Figs. 5 and 6. In Mode I, shown in Fig. 5 , the resonant voltage on capacitors and reaches zero before ac voltage changes direction, while in Mode II, shown in Fig. 6 , the resonant voltage on capacitors and reaches zero after ac voltage changes direction. In Fig. 5 , the solid-line and dotted-line waveforms of inductor current and capacitor voltages and illustrate the operation at maximum load and zero load, respectively. In Fig. 6 , only the waveforms at maximum load are presented. Ini- 
At
, switch turns off and a resonance starts between and . The equivalent resonant circuit is shown in Fig. 4(b) . This is a series resonant circuit with a capacitor-parallel load. The initial conditions are and (2) During the resonance, the inductor current and the capacitor voltage vary as [5] 
and (4) where is defined as
is the angular resonant frequency, and
is the characteristic impedance of the series resonant circuit in Fig. 4(b) . Using the trigonometric angle-sum and angle-difference relationships, (3) and (4) can be rewritten as The relationship between , , , and , defined in (10) and (12) is also shown in Fig. 7 .
The sinusoidal waveforms of the inductor current and capacitor voltage determined in (8) and (9), respectively, can be easily recognized in Figs. 5 and 6 during interval . In Fig. 5 , interval is the total resonant interval
At the beginning and at the end of the resonant interval in Fig. 5 , the resonant-inductor current is determined as (14) and (15) respectively, whereas, the resonant-capacitor voltage is equal to zero. Therefore, at , switch can be turned on with zero-voltage switching (ZVS). If
, from until the end of the positive half switching cycle the inductor current linearly increases with the same slope as during interval . In Fig. 6 , interval is only the first part, , of the total resonant interval . At , the resonant-inductor current and resonant-capacitor voltage have the values (16) and (17) respectively. At , ac voltage changes direction and the topology of the equivalent resonant circuit changes from (8) and (9) as (18) and (19) where (20) (21) and a (
At the end of the second resonant interval , the resonant inductor current is determined as (23) whereas, the value of the resonant-capacitor voltage is zero, as shown in Fig. 6 . Therefore, at , switch can be turned on with zero-voltage switching (ZVS). It should be noted in both Fig. 5 and Fig. 6 that at , when switch turns off, the switch current is equal to only , which means that the switch turns off with almost zero current switching (ZCS).
During the negative half cycle of a switching period , the behavior of the circuit is the same as during the positive half cycle. The only difference is that switches and change roles.
The total linear increase/decrease of the inductor current during a half switching cycle in both Figs. 5 and 6 is obtained as 
B. Output Voltage Regulation
The output voltage regulation can be explained observing the waveforms in Fig. 5 (5), with increasing , should also increase in order to keep constant. As illustrated in Fig. 5 , the waveform of the ac component of the inductor current, 2, which charges and discharges the resonant capacitor during the resonant interval is the same at and 0. Therefore, the corresponding waveforms of the resonant-capacitor voltage at and 0 are identical and the output voltage is the same at and 0. However, the waveforms of the inductor current and capacitor voltage at are phase shifted compared to the corresponding waveforms at 0. In fact, with increasing load current the resonant interval is more phase shifted with respect to the beginning of a half switching cycle.
Comparing the waveforms in Figs. 5 and 6, it can be seen that the phase shift of the resonant interval in Fig. 6 is larger than the maximum possible phase shift in Fig. 5 . In fact, by extending the operation of the circuit from Mode I in Fig. 5 to Mode II in Fig. 6 , an additional phase shift can be achieved, i.e., the operation range of the circuit can be extended to larger load currents without changing the values of the resonant inductance and resonant capacitance. Because of the two resonant intervals, the output voltage in Mode II cannot be expressed in a simple closed form such as (29) in Mode I. Nevertheless, the output voltage regulation in Mode II is similar to the output voltage regulation in Mode I.
To facilitate the understanding of the output voltage regulation versus input voltage and load current variations in the whole output-voltage range from to , (29) which defines is graphed in Fig. 8 as a family of characteristics with used as a parameter. The four extreme operating points, , are also defined in Fig. 8 . From Fig. 8 , the following relationships can be observed:
• 
III. DESIGN
After selecting the switching frequency , the key design parameters are the turns ratio of the transformer , the resonant inductance , and the resonant capacitance . Design constraints are defined in the four extreme operating points in Fig. 8 . To use the characteristics in Fig. 8 , first the turns ratio of the transformer should be selected.
After selecting the turns ratio of the transformer, resonant inductance and resonant capacitance can be obtained by considering the four extreme operating points in Fig. 8 .
First, operating point is considered. In operating point , the regulation parameter . It follows from Fig. 5 and (12) that must have a positive value, i.e., 0. In addition, it follows from Fig. 8 that a larger in operating point results in a larger in operating point . Obviously, a larger means larger rms values of the inductor current and switch current. Therefore, to obtain the smallest possible , the minimum value of the regulation parameter should be selected as
It should be noted in Fig. 5 that at , increases to , therefore,
, and the inductor-current waveform during the resonant interval becomes a full sine wave, while the capacitor-voltage waveform becomes a full cosine wave. Second, operating point is considered. In operating point , at , the following time constraint can be defined: (33) which means that the termination of resonant interval coincides with the end of a half switching cycle. In this case, the total linear increase/decrease of the inductor current during a half switching cycle, , is equal to as explained in (25). Substituting (13) and (12) in (24), is determined as a
It can be proven analytically that in (34) has minimum in operating point . However, the same can be concluded with the following simple reasoning. Because in operating point the input voltage is , the inductor current increases with a minimum slope equal to ; therefore, the inductor current needs the longest time interval to increase by . Further, along the vertical characteristic in Fig. 8 , resonant interval has maximum value in operating point , as follows from (12) and (13). In fact, in operating point , has a minimum value, therefore, has a maximum value, resulting in a maximum value of . The longest time interval needed for the inductor current to increase by and the maximum resonant interval satisfy the constraint defined in (33).
Substituting and in (34), it follows that in operating point a
The product in (35) can be determined from (29), i.e., A (36) After substituting from (36) in (35), the resonant inductance is obtained as a
If the design includes Mode II in Fig. 6 , then in (37) represents the maximum load current in Mode I in Fig. 5 , which is, typically, 50%-75% of the total maximum load current.
Finally, the resonant capacitance is determined directly from (32) and (37) as (38) Third, operating point is considered. It can be proven analytically that the switches in Fig. 3 The maximum voltage stress on the switches determined by (40) is used for checking the proper selection of the turns ratio of the transformer. If the maximum voltage stress on the switches is smaller than the breakdown voltage of the switches with enough safety margin, it can be concluded that the turns ratio of the transformer was properly selected.
IV. IMPLEMENTATION OF 1.8-MHz, 48-V VRM The 1.8-MHz, 48-V, 130-W VRM is implemented as two 65-W VRM modules connected in parallel. The current-source property of the VRM topology allows paralleling of two or more modules without special current-sharing precautions. The two VRM modules are implemented on the same printed circuit board (PCB). Each VRM module occupies half of the PCB area.
A. 65-W VRM Module
The simplified circuit diagram of one 1.8-MHz, 48-V, 65-W VRM module is shown in Fig. 9 . The input voltage range is 48 V 10 43.2 52.8 V. The output voltage range is 0.95-1.7 V. The maximum load current per VRM module is 50 A at 0.95-1.3-V output voltage range, while at 1.3-1.7-V output voltage range, the maximum load current is determined by the maximum output power of 65 W.
The primary-side half-bridge inverter is implemented with FDS3672 (100 V, 7. from Micrometals and nine turns, two strands of 0.6 wire. The inductance of is around 330 nH. Therefore, the total primary-side resonant inductance is around 420 nH.
Output-filter inductances and are coupled. They are implemented with two stacked planar EI cores 14/3.5/5 (3F3), with 1-mil air gap, and with single turn copper bars. The inductance of each and is around 80 nH. Finally, output-filter capacitance is implemented with surface mount ceramic capacitors. The whole output-capacitance bank is arranged in a 3 8 matrix form.
B. Control Circuit
The functional block diagram of the control circuit is shown in Fig. 10 . Key waveforms are presented in Fig. 11 . The clock signal in Fig. 10 has a frequency equal to 3.6 MHz. The two D flip-flops, DFF SR and DFF HB, operate as frequency dividers by 2. Therefore, the frequency of the SR and HB gate drive signals is equal to 1.8 MHz. The phase-shifted control is achieved by phase shifting the SR control pulses with respect to the HB control pulses. With increasing load current, error-amplifier voltage increases and, through the comparator, the phase shift of the SR control pulses increases with respect to the HB control pulses. 
C. Gate-Drive Circuit
The HB gate drive signals are applied to the gates of the HB switches through a gate-drive transformer. The HB switches operate with partial ZVS switching.
The SR gate drive signals are applied to the gates of the SRs through a resonant circuit. A resonant gate drive for the SRs at 1.8-MHz switching frequency is absolutely necessary because of the large input capacitance of the SR MOSFETs. The circuit diagram of the resonant gate drive for the SR's is shown in Fig. 12 . Transformer is implemented with planar cores PC50ER9.5/5-Z from TDK with 4-mil gap. The turns ratio of the transformer is . The primary-side magnetizing inductance is around 2 H, while the leakage inductance is around 220 nH. Key waveforms are presented in Fig. 13 . The waveforms in Fig. 13 are obtained for the simplified case when 0 and when the leakage inductance of is neglected. The basic operation of the resonant gate drive circuit in Fig. 12 is similar to the basic operation of the main resonant converter in Fig. 3 . This can be concluded by comparing the waveforms of the resonant inductor current and resonant capacitor voltage in Fig. 13 with the corresponding waveforms in Fig. 5 . It should be noted that the total resonant capacitance in Fig. 12 consists of capacitance and the gate-source capacitance of the SR reflected to the primary side of the transformer. Bias capacitor , resistor , and diode in Fig. 12 form a peak detector circuit, which automatically provides a bias voltage for the SR.
An improvement of the gate-drive voltage waveform can be achieved by adding inductor as shown in Fig. 12 . By proper selection of inductance , a third harmonic can be injected in the gate-drive voltage waveform, which results in steeper edges and in an increased pulse width. Key waveforms of the improved resonant gate-drive circuit, obtained by PSPICE simulation, are presented in Fig. 14 .
It should be noted that the width of the SR gate-drive pulses is critical for the proper operation of the resonant VRM. The resonant gate drive circuit in Fig. 12 generates gate-drive pulses of a constant width. However, the optimal width of the gate drive pulses varies with both the input and output voltages, as follows from (12) and (13). Therefore, with the resonant gate drive circuit in Fig. 12 , optimal gate drive pulses can be obtained only for a narrow range of input and output voltages. Otherwise, if the generated pulse width is greater than the optimal pulse width, the body diode of the SR will conduct; or, if the generated pulse width is smaller than the optimal pulse width, the SR will turn on with hard switching. In both cases, the efficiency of the VRM will be reduced. Finally, if the generated pulse width is insufficient, the resonant VRM will oscillate. In applications, where the reduction of the efficiency is not acceptable, instead of the RCD bias circuit in Fig. 12 , a controlled bias circuit has to be employed. A possible solution to take into account the effect of the input voltage on the SR gate drive is to design the auxiliary voltage supply to be proportional to the input voltage. If is generated as an isolated nonregulated voltage supply operating in an open loop, will be proportional to the input voltage. The effect of the output voltage can be taken into 
D. Load-Current Transients
Load-current transients are specified as fast load-current transients 75-100 A and 100-75 A with a 100 A s slew rate, and as slow load-current transients 0-75 A and 75-0 A with a 10 A s slew rate. The key requirement during the load-current transients is the maximum deviation of the output voltage, which is specified as 7% of the desired output voltage.
The operation of the resonant VRM at fast and slow load-current transients is illustrated in Figs. 15 and 16 , respectively. The waveforms in Figs. 15 and 16 are obtained by PSPICE simulation at the nominal input voltage of 48 V and the nominal output voltage of 1.3 V. The load includes 120-F decoupling capacitance on the microprocessor board. The connector between the VRM and the microprocessor board is modeled with 0.6-m resistance and 400-pH inductance connected in series.
During the fast load-current transient from 75 to 100 A, shown in Fig. 15 , the load voltage exhibits an initial drop, which is caused by the equivalent series inductance (ESL) and equivalent series resistance (ESR) of the decoupling capacitance on the microprocessor board. After the initial drop, the load voltage is determined by the discharging of the output filter capacitor because the output filter inductor current cannot follow the fast-increasing load current. The ramp-up of the output filter inductor current is mainly determined by the speed of the control loop. The closed loop bandwidth is around 125 kHz. As shown in Fig. 15 , the rise time of the output filter inductor current is around five-six clock periods. If the response of the inductor current to the step change of the load current is approximated as a second-order system with the oscillation frequency close to the control loop bandwidth, the rise time of the inductor current can be approximated as a quarter of the oscillation period [6] , i.e., 1 4 2 s. It should be noted in Fig. 15 that during the ramp-up of the inductor current, the increased error-amplifier voltage increases the phase shift of the SR control pulses with respect to the beginning of the switching cycle, increases, and more energy is stored in the resonant inductor. As a result, larger resonant voltage pulses are generated across the resonant capacitors and . Because the average voltage across the resonant capacitors is now larger than the output voltage, the inductor current will increase.
The recovery of the load voltage and the inductor current is determined by the bandwidth and the phase margin of the control loop. The phase margin of the closed loop is around 30 . The phase margin is relatively low because in high-frequency high-bandwidth converters even small delays of the control loop components contribute to the reduction of the phase margin [7] .
During the slow load-current transient from 0 to 75 A, shown in Fig. 16 , the effect of the ESL and ESR of the decoupling capacitance on the microprocessor board is negligible and the load voltage is mainly determined by the discharging of the output filter capacitor. As shown in Fig. 16 , the output filter inductor current closely follows the slow increasing load current. However, because of the initial delay in the control loop, the inductor current slightly lags the load current, resulting in the discharging of the output filter capacitor.
E. Over-Load Protection
Typical VRM specifications require to shut down the converter in the case of an overload. The inherent current limiting feature of the resonant VRM (due to the series inductance) is very useful. In the case of an overload, the output voltage drops and the current limiting feature limits the instantaneous power delivered to the load at a level slightly higher than maximum power level of the converter. After that, an under-voltage protection mechanism shuts down the converter.
V. EXPERIMENTAL RESULTS
Efficiency measurements at nominal output voltage 1.3 V are shown in Fig. 17 . These measurements were obtained before the output connector. The resistance of the output connector is 0.5-0.6 m . Therefore, the maximum power loss of the output connector is around 5-6 W. The efficiency at the nominal input voltage of 48 V, at 50-100 A load current is around 82%-84% before the output connector and around 80%-82% after the output connector.
Transient-response measurements obtained at nominal input voltage of 48 V and nominal output voltage of 1.3 V are shown in Figs. 18 and 19 . Fig. 18(a) and (b) show the output voltage waveforms at fast load-current transients 75-100 A and 100-75 A, respectively, with a 100-A s slew rate, while Fig. 19(a) and (b) show the output voltage waveforms at slow load-current transients 0-75 A and 75-0 A, respectively, with a 10-A s slew rate. The maximum deviation of the output voltage at fast and slow load-current transients is around 47 mV and 60 mV, respectively. These results satisfy the specification requirement (7% of 1.3 V 91 mV) with a large margin.
VI. CONCLUSION
The main features of the new high-frequency resonant converter technology with phase-shifted regulation [3] , [4] can be summarized as follows:
• simple isolated topology: half-bridge inverter + currentdoubler rectifier with synchronous rectifiers (SRs); • topology suitable to utilize parasitics of components and layout; • phase-shifted control with overlapping conduction of resonant SRs; • resonant gate drive of resonant SRs; • ZVS and partial ZCS of resonant SRs; • only surface mount ceramic capacitors at the output; • fast transient response;
• efficiency measured before the output connector around 82-84%; • inherent current limit protection (due to series inductance); • cost-effective.
